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Abstract: 
The concept of a pseudo-elthaustive test for sequential circuits is 
introduced in a similar way as it is used for combinational 
networks. Instead of tesl sets one has 10 apply pseudo-
elthaustive test sequences of a limited length, which provides 
well-known benefits as far as fault-coverage. self-test capability 
and simplicity of tesl genetation ~ conoemed. 
Design methods are presented for hardw~ segmentation which 
ensun: that a pseooo--elthaustive test is feasible. Eltample circuitS 
show thai the presented test-strategy requires less additional 
silicon area than a complete scan path. 
Keywords: Pscudo-elthaustive tesl, sequential circuits, design 
for testability. 
I . Introd uction 
In [McBoSI], [McClS4] the pseudo-elthaUSlive test has been 
proposed in order 10 reduce the costs of teSl panern generation 
and test application. For a primary OUtpul 0 of a combinational 
cireuil, the cone Co is the subcircuit containing all predecessors 
of 0 (figure I). A cone is tested by applying all possible palltms 
al its primary inputs. The lotal number of all lhese paltems is 
smaller than an exhaustive test. if the cones are sufficiently 
small. 
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~ Cones of OUtpUIS 0 1 and 02. 
An obvious advanlage of this teSI strategy is the high faull 
coverage. within a cone all combinationally faulty functions are 
delec ted. A faullY sequential behavior induced by studt-open 
faults can be deteo:.:ted by applying special pallem sequences as 
described in [WuHe88]. Moreover the pseudo-.CJthaustive leSI 
sels can be generaled by special feedback shift-registers 
[WaMc86], [Aker85], rudel86J, which may be used as a self-
lest technique o r for an euernal low-cost test . A similar 
approach is possible for CMOS-faults [WuHe88]. 
In this paper, we extend the approach 10 sequential circuiu. 
Using Roth's notation of time frames, a sequential cireuit is 
transformed into a combinational represcnilition [RoIh781. Its 
size incrcasc:s lineuly with respect 10 the circuit siu if the data-
flow graph of the c ircuit does not contain any cycles (£WuS91. 
(Kunz89J). Often the data-flow pan of the circuil is acyclic by 
itself, otherwise some flipflops must be included inlo a partial 
scan path ([Tris83]. [Agra881. [Kunz89]). To obtain a pseudo-
eMaustive test, we generate a pseudo-eMaustive lest sel for the 
combinational representation, and transform these pallCm sets 
into the respective sequences for the original sequential circuiL 
A pseudo-eMaustive test of the combinational representation is 
not applicable. if a primary output depends on a very large 
number of PrimarY inputs. In the approach presented, this pro-
blem is solved by hardware segmentatioo, where additional seg-
mentation ceJls are used 10 logically disconnecl some circuit lines 
in the !est mode . 
A unifonn technique is ~sented integrating the partial scan de-
sign and the segmentation of a sequential ne twork in a similar 
way as proposed in [HeWu88]. E!lamples show Ihat the 
additional silicon area needed for the panial scan path and the 
5Cgmentation cells together is less than the overhead for a 
complete scan path. As an additional advantage we have com-
plete fault coverage without eXpci\sive Itsl pattern generation. 
Afte r th is in troductory section , we sketch some basic graph 
theoretical definitions and facts, which are n«:essary for our 
way of circuit modeling. In section 3 we present the cells 
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necessary for the design ofpselKlo-ex~ustively testable cirt:uits. 
Besides the well-known LSSD-lalChcs. these are the seemen-
tation cells already mentioned . In section 4 we discuss 
placement-algorithms which make a pseudo-exhaustive test 
feasible using a minimum number of these cells. 
In se<:tion S we discuss pse~xhaustive tcst sequences. The 
sequences can be ienel1lted by linear feedback shift-~gisters 
(LFSR) in a similar way as proposed for combinational 
networKS [BARZ831. Finally we prescnt some uamp\es. 
1. C ircuit modeling a nd r estrictions 
We assume thD.t1hc sequential circuits are described at gate level. 
and that the following restrictions arc fulfilled: 
• The circuits arc pUlely synchronous. 
• Only D-flipflops are used. 
• The D-flipflops can be augmented according to the rules of 
either level-sensitive or edge triggered scan-design (LSSD. 
ETSD). 
Such I circuil is modeled by a graph: 
DefinIt fo n 2: A circui t graph G := (V,E) is a directed graph 
with vertices V and edges EC V2. V := V(YVsvl is I disjoint 
union of combinational venices VC, sequential vertices Vs and 
inputs I. 
The outputs of the gites are represented by VC. the outputs of 
the flip nops are represented by VS, and I COfltains both the 
primary and the pseudo-primary inputs. The pseudo-primary 
inputs correspond to the flip flops within the scan-path. An 
example circuit and its circuit graph are shown in figures 2 and 
3, respectively. 
Figure 2: Example cin:uit. 
The circuit pph G . (V,E) consis15 of the nodes V :-iPII, ... , 
PIS. KI, ,,., K8, Kil . KI2, POI, P02, P03) and the corres-
ponding edges. 
The vertices of this circuit graph are partitioned into tnc: three 
"u 
Vc - (KI. K3, K4. K7. K8, K II , P02, P03), 
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Ys = (K2, KS, K6. POI. Kill , and 
I .. (PI I, P12, PI3. P14, PIS). 
" 
Fj&,ws 3: Circuit &'I'Iph. 
In eeneral. we have (v.w) e E. if node v is input of a compo-
nent. gate or flipflop with output node w. The primary outputs 
are a subset O C V. For the examplecircuil, we have 0:= {POI. 
P02. P03}. 
Definition 2: Let a :'" (V,E) be a circuit graph and ve V, 
pd(v) := (we V I (w,v)e EJ is the set of direcr predecessors of 
v, and sd(v) :_ (WE Y I (v,w)E El is the set of direcl 
successors. 
Defin ition J: A circuit graph G := (Y,E) is called consisfent, 
if I '"' (veV I pd(v) = 0} . 
We only deal with COfIsistent circuit graphs. 
Definition 4 : leI U, VE V. A path w from u 10 v i~ a 
sequence of venices kO •. .. ,kn• with ko-u, kn~ and (Ki_1 ,ki)€: E 
for i_ I, ... ,n. n is called the length '<w). If ko = kn w is called a 
cycle. 
Definilion 5: Let G :_ (V.E) be a circuit graph, Jet VE Y. 
p(v) :_ {WE V I there is a path from w 10 vI is the sct of 
predecessors of v. s(v) :c {we V I there i~ a path from v to wI 
the SCt of sucussors. 
Only the topolOgy ofthe storage e1emenlS Vs detennines the tesl 
length. It is described by the so-called S-gntph: 
Definition 6: Let GCi :;; (yCi,fCi) be a circuit graph with 
yCi:,., vgivV~i ...... ICi and OCi. Its S.,raph GS :: (yS,ES) is de-
fined by: 
a) yS:_ OCi ...... ~i ...... ICi 
b) ES :_ «v,w)e yS)(yS I There isa path wfrom v 10 w in 
OCi, and (ol("'IVS={v,wJ J 
Figure 4 shows the S-graph corresponding to the circui t graph 
of figu~ 3. 
€D~----------~~t~--
" 
The approach presented is. valid for circuits, where the S-graph 
does nOI contain any cycles. Every S-graph can be made acyclic 
by integrating some of the nipflops inlO an incomplete scan-
path. For instance. if in the example circuil flipflop K12 were a 
scan path element, then the resulting circuit graph would be 
acyclic (figure 5), 
"~' ~----------"''' 
The pseudo-exhaustive test of sequential circuits requires the 
application of pattern sequcnC(.S inSlead of single patterns. Using 
ROlh's notation of lime-frames, copies of the combinational part 
of the circuit are generated. and the number of time-frames 
CO!Tesponds 10 the length of the Icst sequences. We modify this 
approach, such thaI at each time Step we o nly copy the small part 
of Ihe combinational circuil thai is actually needed for fault 
detection. In order to describe our solutions exactly, some more 
graph-theoretical definitions are requittd: 
Definition 7: lei G ::= (V,E) be an acyclic graph, lei ve V be 
a nOOe. rf(v):_ max{(.(w) I w is a palh in G wilh end poinl vJ is 
called/Qrward·ranA: of v, and rb(v) :_ max{(.(w) I w is a path in 
G with stan point v I is called backward-rank. 
Definition 8: Let G :0:0 (V,E) be an acyclic graph. The ranA: 
of G is defined by rank(G) := nw;{rf(v) I z max{rb(v) J. 
veV VEV 
Definition 9: Let G ;= (V,E) be an S-graph with sequential 
nodes VS, outputs 0 and inputs 1. Tts back-rrace function Pis 
P; W(VSuJ) ..... W(VSul); P(W):= U od(w) . 
..... 
'The nodes of a subsel Wtc V have derUlCd values at time Aep I, 
if the nodes Wt· \ :- P(Wl) have defined values at time $lep I-I, 
and we can use this notation foc State back-n-acing. 
Obstrvation 1: Let G:- (V,E) be an acyclic S-graph with 
rank(G) = r. Then P'"(Vsul) c 1. 
Corollary: Every state is reachable within r steps, if il is 
reachable al all. 
Definition 10: leI GS ;'" (yS,ES) be an acyclic S-graph wilh 
rank r , and leI GO :"' (V0,EO) be ils circuit graph. Set 
'NT:= {veYs I sd(vy-,0..0 in GS }, 
vr:= (veVCi I 3uoeW3uleO (v is member of a palh w from 
uo to Ut and CIY'IVs={ lJO,u \ ))J u wr u 0, 
and forOSI <r: 
VI : .. Ive VO I 3uoeWI 3UteWI+1 (VOOU \ is member of a path 
w from UO 10 Ut and CIY'IVS={LI(I,U\})) u WI. 
1lIe combinaIional repre~lIlaJion of GO is the graph 
G := (V ,E), where 
V:= U VIX {I) 
,,," 
E:= U I «x,t),(y,l)) I (x,y) e yl x VI n EJ u 
""" U {«x,t),(y,I+ I» I x e VI Aye WI+I A (x,y) Iii EJ 
""" 
"'" Vc:z U {(x,l)e VIXE {iuV? J, 
""" 
T := (x,l) e V I x E II , 
0:= {(o.r)IOE OJ. 
II should be nOled, that all flipflops are mapped to combinational 
buffers. For the example circuil graph of figure S the combina-
tional representation is shown in figure 6. This StraightfOfWard 
construction provides our basic theorem: 
Theorem 1: Let G :_ (V.E) be an acyclic circuit graph, 
wilh rank r, and let G :z (V,E) be its combinational represen-
tation. A pattern sequence« bte (O,l) I ie I > I OS~ > detects 
a given fault of a node ve Y exactly al time r, if and only if in 0 
the corresponding multiple fault or the nodes (v,t), 0:s;1~ if 
defmed. is delected by the pattern <b~ I (i,l}e T >. 
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Fi&un: 6- Combinational representation. 
If a cone Co of !he combinational representation has t primary 
inputs, il is tested exhaustively by 2e patterns. Each pattern is 
mapped to I sequence of the maximal length r in the original 
CiJt:uiL Thus !he length of Inc pscudo-ex.haustive lest 5e(jllence is 
bounded by r·l t . In section 5 we discuss some funher 
compactions. 
This approach is applicable 10 all fault models concerning the 
combinational function of. single or of multiple nodes. If the 
design is irTedundant, a complete fault coverage is obtained. 
Faulls affecting the topology of the S. graph are not guaranteed 
to be detected. Bridges might connect various cones, and they 
are hard 10 detect in purely combinational circuits, 100 
(ArMc84). 
3 . Devices supporting (he pseudo-exhaustive lest 
A pscooo.c:xhaustive lest is only feasible. if the corresponding 
S-graph is acyclic, and if each cone of the combinational repre-
sen tation only has a limited number of inputs. The first 
condition can be satisfied by integrating some flipflops or 
latches into a panial scan palh P extending the well-known 
LSSD-rules [EiWi77]. This resuhs in the circuit structure of 
figure 7. In order to keep the hardware overhead small, the siu 
of P should be minimal. 
Pllper 2.2 
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PI acyclic 
sequential 
network S 
Bue 7' Partial scan design. 
PO 
partial scan path P 
In order 10 fulfill the second requirement. some oOOes within the 
sequential network halle to be cut such that they are directly 
accessible. This way new pseudoprimary inputs Pi and outputs 
Po are inauduced to replace I CUI node v (figure 8). 
Ficure 8: Cut of a node v. 
If node v com:sponds to a latch in the: original ne:twari;:. it is cut 
easily by its integration into the partial scan path, For the general 
case multiplexer panitioning has been proposed originally 
[McBoSI1. which has some serious drawbacks with regard 10 
area, speed, test control, and faull cOllerage [HeWu88). They 
arc: avoided by the usc of segmentation cells (fi~ 9). 
1_ --<" 
j-tL.J " ...... , 
6--<-.J 
'-~-., 13 
£:J Segmcntuion 
"n 
Figure 9: Hardware segmentation by special cel1s. 
In [Bha(86) unmodified latches halle been proposed for scg-
mentalion purposes. But this alters the clocking scheme, and 
the speed of the entire circuit is slowed down. For this reason, 
we use the more sophisticated cell shown in figure 10. In 
sys tem mode S .. 1 is asscned so that D and Q are direct ly 
conneCted. For S .. 0 the cell works like the usual LSSD 
Ll(U·). latch wi th data-input 0 , clock eLK, shift input SOl 
and $bifl-clock A(B). 
TI 
0 
CLK 
S 
SOl 
T2 T3 
A(B) ' 1 
Fjgur; IQ: Segmentation cell. 
These cells are added to the partial scan path, bUI they do not 
affect the system operation of the circuit (figure 11). 
partial 
scan path. 
acyclic 
:----1 sequential 
network 
Figll~ ! I; Integrating segmentation and scan <ksign. 
In the next section, we discuss how to place the dire<:tly 
accessible latches and segmentation cells. 
4. Design a lgorithms 
The fotlowing modifications of a design are requiTed 10 realizc a 
pseudo-exhaustive leSt strategy: 
a) A small number of latches muSt be inlegrated into a partial 
scan path in order 10 obtain an acyclic S~graph. 
b) A minimal number of lines within the original circuit must 
be cut, in order 10 obtain small sets of inputs of the cones 
within the combinational representation. Since the inte-
gration of an existing latch into the scan path requires less 
hardware overhead than adding a new segmentation cell, 
cuning nodes conesponding 10 latches is given preference. 
Now we ""ani 10 describe Ihese taSks in graph theoretical lenns. 
Drfiflitiofl 11 : leI VE V. The cut of G := (V ,E) in v is the 
graph G{y) :'" (V\v],E(v), where 
V(v):" {pi,PoluV\[vl,p;.PoIE V 
ElY] := {()t,y)I()t= Pi A (v,y)E E)V(Y=PoA()t,v)e Ell 
u E.\(lt,y)lx". v v Y = vI· 
One easily verifies that for V,W E V the cuts are independenl of 
their order, G[vllw]" G\w)[v]. Thus we can define: 
Dt/iflition 12: Let W:= (wJ, ... ,wmlcV. The cU/ofO(V,E) 
along W is the graph Ow:= (Vw.Ew) :=G{w!l ... [wml. 
The subproblem to gencrtlte acyclic S-graphs can now he sated 
as follows: 
Problt". FBN(Fudbac/c Nodt): Let G - (V,E) be an S-
graph. Find a sel WcV of minimal cardinaliry such Ihat Ow = 
(Vw,Ew) is acyclic. 
FBN is known to he np-complele (Karp721. and heuristics are 
used in order 10 obtain good. suboptimal solutions. leI Zo be 
the sel of all elementary cycles of G. For each cycle 7..E. Zo. we 
define n(z):"'( ve V I ve zl, the se t of all nodes of z. Now Ihe 
scan selection problem is divided into two subproblems: 
i) 
iil 
For the S-graph O::(V,E), create the sel of III elemcnwy 
cycles Zo, i. e. all cycles, where each node only appears 
once. 
Sel H := U n(z). Find a set we H of minimal 
ze Zo 
cardinaliry. such that VlE Zo Wrm(z)0<0. 
These are standard-problems of graph-theory. and there are 
well-known solutions. The implemented algorithms are based on 
melhods described in [ChK07S]. [lohn7S]. and additional heu-
ristics are used. Alternatingly we selecl a bounded set Z'O of 
elementary cycles, solve the hilling set problem ii), and select 
another bounded Z'O. 
The solution of subproblem b) is more: complicated. First we 
explain how to segment purely combinational circuits. and Ihen 
we extend this approach 10 general combinational represen-
lations. 
Definilion 13: lei Co = (V,E) be a combinalional represen-
tation, and lei ve V. The natural number d(v) :". Hnp(v)1 is called 
the dependel1Ce level ofv. 
Now we can state the segmentation problem of combinational 
circuits exactly: 
Problrm OCS (Oplimal Circuil Segmrnwlian): Lei G :-
(V,E) he a circuil graph of a combinational circuit, and te: IN. Is 
there a sel WcV of size k SIVI such thaI all venices ve Vw in 
Gw:'" (Vw,Ew) have dependence level at most t. i. e. d(v) st 
inGw? 
For any CUI along W, d(v) S t. in Ow can be checked in nearly 
linear time. Generating and checking all 21V1 CUIS wwld take e)t-
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ponential effort. Unfonunately, we cannot expect an algorithm 
of a better worst case complexil)', pnce OCS is np<:omplete for 
t > 2. A complex proof of this theorem is found in [Bhat86]. a 
shoner reduction in IHeWu89). 
As OCS is np-complete. we refrain £rom looking for minimal 
solutions, but present some emcient heuristics. Dealing with 
genenl combinational representations is even more complelt. 
pnce one physical cut of the circuit corresponds 10 multiple cuts 
in various time frames. 
Dtjinition 14: LeI G - (V,E) be a combinational represen-
tation, and leI v :_ (v,t) E V. The rt:ievalll time sttpS olv arc in 
set T(v) :- (dl(v.d}E VI. The tquivaknt node StU! v is Q(v) :_ 
((w,d)eVlw:o:v ) C 9. 
Now we can fcnnulate the general segmentation problem: 
Probltlfl QCRS: Lei G :_ (V.E) be an acyclic circui t graph, 
let G :: (V,E) be its combinational representation. and lei e.&: IN. 
Is there a set WcV of size k S lVI, such that all vertices 
veVUQ(W) 
_w 
in e V Q(w) = (V U Q(w)' E U Q(wY 
... w ... w ... w 
have dependence level at most t. i.e. d(v) S t ine U Q(w)? 
_w · 
We usc some heuristics for an approximative solution of OCRS 
applying well · known methods, since OCRS is an instance of a 
genen.l combinatorial optimiling problem: 
co (Combifl()tiorial Optimization): Lei S be a SCI of States. 
S ·cS be a set of admissible states. and lei k: S .... JR be a cost 
function. Find an admissible stale Ze S · wilh minimal COStS 
k(Z) :0: min{k(X) t Xe S · ). 
For OCRS the set of Slltes is S = ;P(V). since every Z c V 
determines a set of CUts with resulting graph 
C U Q(4 - (V U Q(z)' E U Q(zl 
UlZ ".Z ... Z 
The admissible SlaICS are 
S · := (Ze S I 'dYE V U Q(z) (d(v) s tine U Q(z';)' 
xl uZ 
The cos t function k: S .... IR. k(Z) ;_ IV, corresponds to the 
necessary number of segmentation cells. 
We defll1C a heuristical function h; S ~ IR 10 evaluate states; 
h(Z):'"' 1: In(d(v», 
~V' 
where V':= (veV uQ(z) 1 d(v) > e in GUQ(Z»)' 
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lEl Zll!l 
This function is an estimation of the number of vertices which 
hive to be cut in the combinational representation. We assume 
an enumeration <v l •... • va> of V with ViE pd(Vj) = i < j. 
DtJinltlon IS: Lei C .. (V,E) be I combinational represen-
tation, and lei v£ V. The co~ C{v) of v is the subgraph C(v) :-
(p(v) v Iv}, (p(v) U {v»2 ("\ E). 
Dtfinition 16: Let 0 .. (V.E) be I combinational represen-
lation, and te IN'. Theftrsr violation fve V is the node fv"vj. 
where i : :0: min(j I d(v,;>>t I. 
We consO'UCt a scarch graph 8 -(S .C). where the nodes Ze S 
= ~(V) define cutS in the sequential network. and an edge 
(ZJ.Zve & exists if and only if 
a) fve VlZI is the first violation in G U Q(z)' 
~z, 
b) Z2 :. Z. v tv], where Q(v)np(fv) + 0 and hCZ.vlvJ) is 
minimal. 
The search is Slarted at l(). 0 . One branches from Z to a Z. E 
IZI<Z,Z) e aI, preferably cutting lines corresponding to latches 
or flipflops in order 10 reduce the hardware overhead, until an 
admissible state Z is reached. The results of this process arc 
presented in section 6. 
first violation 
..--- fv inO ~ 
figure 12; Examplefort",3. 
For the example circuit of figure 2 and t - 3, the algorithm 
needs IWO steps 10 detennine a solution for OCRS. This is 
illustrated in figure 13 showing the combinational represell1ation 
of the circuit with an enumenotion according to the signal flow. 
In the first step, node 14 is the rlfSt violation and the tWO equi-
valent nodes 12 and 13 are chosen to be CUI. In the second slep 
the first violation is node 22 and the algorithm decides to cut 
node 20. Nodes 12 and 13 correspood 10 node K2 in the original 
circuit and node 20 corresponds 10 K7. As both K2 and K7 are 
flip-flops, they simply have to be integrated into the partial scan 
path. 
• 
8 
nodes CUI 
in step 1 
fml violation 
(step I) 
node cut 
in step 2 
flf'>t violation 
(step 2) 
Fjgull: 13: Steps of the segmentation algorithm for the example 
circuil of figure 2. 
Since K12 has been CUI before to guarantee an acyclic S-graph, 
there are allogcthcr 3 of 5 flip-flops in the partial scan path. 
Figure 14 shows the resulting Cin:uiL 
"' m 
"' 
"' 
Integration into partial scan 
path for ci il~"cnl.atiOllr _____ ~' 
tl:il-"'~"---~ 
intellnWon into partial 
scan path to provide 
acychc S-Graph 
Fina; 14: Resuli ing circuil after integration of a panial scan 
path and segmentation. 
S. Pseudo.exhauUive tes l nqut'n~1 
A considerable amount of work has already been done in inves-
tigating the generation of pseudo-exhaustive ICSI selS forcombi-
national circuits. Dependence-matrices [HiSi82J, linear sums 
[Aker8S], cyclic codes ([TaCh84J, [WaMc86J) and special 
polynomials for linear feedback shift-registers [BARU3] have 
been proposed. They are all applicable to combinational repre-
sentations, and only little effon is nceded to transform them into 
pseudo-exhaustive test sequences. Each pattem p:= <bje (0,11 1 
ie T > of the combinational representation conesponds to a 
pattern sequence. We remember T c IxT, hence the sequence is 
S(p) :_ «bje 10,11' j e I Ate TO» I teT>. 
II should be noted, thaI not for the emire set IxT values are 
defined in S(P). This ean be used for pallern compaction. 
A (uMher compaction is possible, if some sequences have 
common pans, e. g. the last patterns of sequence S(PI) are 
identical to the first of S{Pl). These merged sequences can be 
generated with the help of cyclic codes by feedback shift 
registers, supporting a low-cost external test or a self-test. The 
details are beyond the scope of this paper, which aims at estab-
lishing a linear bound on me length of me pseudo-exhaustive test 
sequence. 
Let 0 c V be the set of primary and pseudo-primary oulpulS of 
the sequential network. Each output function of 0 e 0 is tested 
by at most 2t patterns in the combinational representation. Hence 
the size of the pseudo-exhaustive test set is rounded by IOI·2t . 
Each pattern is mapped to a sequence of at most length r := 
rank(G), hence the entire pseudo-exhaustive test sequence is 
bounded by r·IOt·2t . 
6. Examples 
We discuss three examples: the operation unit of the signal pr0-
cessor (SP) proposed in (81an84), a multiplier presented in 
[Outb88], and a PROLOO-coprocessor (PP) [Habe87]. 
Ci«:uit Inputs Ourputs Oates FlipflOPS 
SP 83 55 1675 23. 
MU 43 26 993 183 
pp 36 73 1428 13. 
Iil2k..L Circuit characteristics. 
The unmodified cin;uits are very hard 10 test, which is proven 
with the help of the program LASAR ILASA8S). Fault 
coverages obtained after 3600 seconds of computing time are 
listed below. 
pp MU Sp 
11.2 % 9.8 % 8.7 % 
Illt!k..2.:. Fault oovenlgt by LASAR after 1h of computing time. 
First, we have selected a small number of flipflops in order to 
obtain acyclic S-graphs (table 3). 
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pp MU SP 
28 (20.6 %) 72 (39.3 'II) 41 (11.2 %) 
~ Number and percenl.lic of flipflops in a partial scan 
palh in order 10 obrain an acyclic S-graph. 
For these modified cin;:uil.!, _ haw: generated the combinational 
representation. The representations have been scgmenlC:d by the 
algoriihms de$cribed. where the maximaJ number of inputs 10 a 
cone hu been varied from t ... 20 to t - 12. The required test 
siles ate between some millions and a few thousands of 
patterns. which is competitive with a usual deterministic lest. 
10 the table below we d istinguish between cutS of flip flops re-
sulting in additional scan path elements and other cuts requiring 
more eIL:pensive SCiffiCntation cells. 
'-20 pp MU SP 
• segmentation ceUs 3 7 
, 
• addilooal flipflops • • 72 in the scan path 
/It overall flipflops in the 34 78 113 
"", .. " U><=,.ge) (25 %) (43 %) (47 '.II) 
t _ t6 pp MU SP 
• segmentation cells • • 9 
/It additonal flipflops 12 13 95 
in the scan palh 
II overall flipflops in the 40 8S 13. 
scan oath Coercental!:c) r29 %) (46%) (57 %) 
t- 12 pp MU SP 
• segmentation cells 23 24 I. 
• additonal flipflops 22 30 131 
in the scan path 
it ovenJ.I flipflops in the SO 102 172 
scan path (PCl"Centue) (37 %) (56 'II) (72 %) 
IabI.t..!:. Nocessary nwnber of segmentation cells and number 
of flipflops in the partial scan pall!. in order 10 make 
the circuits pSC\ldo-uhaustively ICstable. 
Table 4 sboWi iignilicam savings of silicon area compared with 
the conventional complete scan design. 1bc exact quantification 
depends on Ihe layoUi of the used LSSD· and segmenilltion. 
cells. A rough estimation sbows savings of approximately SO'Io 
for t = 20 and t = 16. Bul even for t = 12, the hardware 
Paper 2.2 
2. 
overhead is compelitive with a conventional scan design. since 
the luger number of scgmenlltion celis is balanced by the 
shoner pania1SCAn path. 
In all cues thc advantages are obvious: 
• Complete (au/I coverage with respect to Ihc: usual fault 
models; 
• No expensive test panem genenltiOfl; 
• Simple test application. 
Also with respect to lhe number of necessary segmentation cells 
the panial scan design is in II"lO!\t cases superior 10 the complele 
scan path. This is due to Ihe fact that the integration of a 
complete scan path in general docs nOI provide a pseudo· 
exhaustively testable circuit. Additional segmentation cells are 
necessary. Table 5 shows the number of segmentation cells 
required fOT an efficient pseudo-exhaustive ICSI based on a 
complete and on a paniaJ sean design. 
t .. 20 pp MU SP 
"""~ "'" ,." 3 7 , 
comolelc sean path 9 • • 
t= 16 pp MU SP 
Dania! scan oath , 4 9 
comolecc scan path J4 7 10 
t", 12 pp MU SP 
oanial scan path 23 2. 1. 
complete scan path 40 11 5. 
IAbk..t. Number of necessary segmentation cells using 
complete and partiaiscan design, respectively. 
In most clises the additonal number of segmentation cells 
increases. if all flipflops are integrated Into a complete scan path. 
, . Con c lusions 
The new concept of a pseudo-exhaustive lest or sequential 
circuits has been introduced. Some flipflops and latches are 
integrated into In incomplete scan path. such that each possible 
state of the c ircuit is reachable within a few steps. Some more 
flipflop! Ind some new segmentation cells are added 10 the 
panial scan path in order 10 make a pseudo-exhaustive test 
feasible. Algorithms have been presented for placing these. 
devices lutomatically. Moreover it hIlS been shown how 10 
transform a pseudo-exhaustive test sct into a pse~xhaustive 
tcst sequence of I similar size. 
llIe analyzed examples show that a conventional complete scan 
pith without additional testability features requires more 
hardware: ovc:mc:a(1 than the presented test strategy which retains 
all the known benefitS of a pseudo-exhaustive test. 
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